No history yet

Folding ADC Architecture

A Smarter Hybrid

To get high-speed digital conversion, the flash ADC is the go-to architecture. But its brute-force approach, using a massive number of comparators, quickly becomes impractical as resolution increases. The folding ADC offers a clever compromise. It blends the speed of a flash converter with the efficiency of a two-step process, dramatically reducing the hardware needed without a major speed penalty.

The architecture splits the analog input. One path goes to a low-resolution coarse ADC, which quickly determines the most significant bits (MSBs) of the digital output. This gives a rough estimate of the input voltage. The other path leads to the core of the design: the folding circuit.

The Folding Circuit

The folding circuit is what makes this ADC unique. Instead of trying to measure the entire input voltage range at high resolution, it takes the signal and electronically "folds" it. Imagine you have a long measuring tape, but you can only use a one-foot ruler to measure it. You would measure the first foot, then fold the tape back and measure the next section, and so on. The folding circuit does something similar with voltage.

It processes the input signal to create a new, compressed analog signal called the residue. This residue signal looks like a sawtooth or triangular wave. It represents the "leftover" part of the signal that the coarse ADC didn't resolve. This folded signal is then sent to a fine ADC.

The fine ADC, another flash converter, only needs to digitize this smaller-range residue signal to find the least significant bits (LSBs). Finally, a digital logic circuit combines the MSBs from the coarse ADC and the LSBs from the fine ADC to produce the full-resolution digital output word.

Fewer Comparators, Same Speed

The main advantage of this design is a drastic reduction in hardware. An N-bit flash ADC needs $2^N - 1$ comparators. An 8-bit flash converter, for instance, requires 255 comparators. A folding ADC with the same resolution might use a 3-bit coarse ADC (7 comparators) and a 5-bit fine ADC (31 comparators), plus the folding circuitry. The total is far less than 255.

This efficiency means less power consumption and a smaller chip size, which are critical in many high-speed applications like digital oscilloscopes, radar systems, and wireless communication.

By cleverly preprocessing the analog signal, the folding ADC achieves speeds comparable to a full flash converter but with a fraction of the components.

Folding/Subranging ADCs combine folding amplifiers with a subranging conversion flow to deliver high-speed, medium-resolution conversion with far fewer comparators than a pure flash ADC.

Let's check your understanding of this architecture.

Quiz Questions 1/5

What is the primary advantage of a folding ADC compared to a standard flash ADC of the same resolution?

Quiz Questions 2/5

In a folding ADC, which component is responsible for determining the most significant bits (MSBs) of the digital output?

This combination of a coarse and fine conversion, linked by the folding circuit, makes the folding ADC a powerful and efficient solution for high-frequency signal processing.